About RArte.1

RArte.1 · 2023-03-31

I tried to flash Zephyr Firmware by DFU and I the firmware flashed as I expected.In the other hand, I tried flashing firmware by STLINK-V3MINI something raise an error.This is the contents of board.cmake file:# west flash -r openocd # west flash -r...

RArte.1 · 2023-06-01

Hi all,How did you modify DBANK bit through HAL_FLASHEx_OB_DBankConfig()? I have tried without expected results.I follow steps from HAL documentation, but the condition never match the condition below.if(reg > FLASH->PCROP2ER)First I change RDP level...

RArte.1 · 2023-04-04

Hi,I am trying to configure a simple sample/periodic_adv in my steval_stwinkt1 board with Zephyr SDK.I compiled correctly, but the application raise an error with the rx_thread,I attach the image with the error.Could you help me?I configured the stev...

RArte.1 · 2023-04-04

Have you fix the issue?

RArte.1 · 2023-03-31

The issue was that in the openocd.cdg file I was written:source [find target/stm32f4x.cfg] in state of source [find target/stm32l4x.cfg]So the issue was fixed :grinning_face_with_sweat:

User statistics

User Activity

FAQ: Error flashing Zephyr firmware with STLINK-V3MINI (SWD) by openocd runner in steval_stwinkt1 dev kit.

Re: STM32L5 - Single Bank Flash Mode

Re: BlueNRG-2 and Zephyr BLE - What changes in DTM is needed? (Bluenrg-MS has support in HCI driver in Zephyr BLE since 2018)

Re: Using the Ble Module of the SensorTile.box on the Zephyr RTOS

Re: FAQ: Error flashing Zephyr firmware with STLINK-V3MINI (SWD) by openocd runner in steval_stwinkt1 dev kit.