Hi everyone,I have a question regarding the STM32F7 family, more specifically the STM32F756BGT6: what is the GPIO state when it's held under reset, i.e. the NRST pin is held LOW? Are the GPIOs in high impedance state or input with pull-up or somethin...