About AP

AP · 2022-08-19

There is gpio interrupts enabled on both cores, but for different pins.Both cores run mbed os 6.15Programs on th both cores are almost the same:void gpioInterruptHandler () { gpio_irq_disable (); someFlag = true; disableCounter++; } voi...

AP · 2021-10-27

I have custom board with 800x480 TFT display, external SDRAM and STM32H745II MCU.I have two problems that can be related, but I'm not sureWhen I'm trying to change one byte in the SDRAM from the debugger Memory window, 8 bytes around it change, mostl...

AP · 2022-08-22

Ok, got it.Yes, I have couple of solutions. Signalling everything from the single core is one of them. But all of them look like workaround and I was looking for more "correct" way to solve the problem.

User statistics

User Activity

STM32H745 hw registers access synchronisation between cores

Problem with lvgl, LTDC, DMA2D, SDRAM

Re: STM32H745 hw registers access synchronisation between cores