Hi,​Connect a 32-bit PSRAM to FMC bank 1.For single WRITE ACCESS, I understand that FMC D [31: 0] and FMC NBL [3:1] are determined by the AIX data size and bit1 and bit0 of the Memory map address, is that correct?​PSRAM WRITE ACCESS (single transfer)...