Benji

Associate

since

‎2023-06-14

User statistics

1 Posts
0 Solutions
0 Kudos given
0 Kudos received

User Activity

Posts
Replies

i am using the isolated gate driver showcased in the "EVALSTGAP2SiCSC" evaluation module. i need to implement "Specific Dead Time" between the upper FET and lower FET in the half bridge config. How can i achieve this requirement with this gate drive chip?

2022-08-30

Query above is straight forward. - Deadtime implementation options for Half Bridge config.Deadtime is to "wait for one FET to switch off" b4 turning on the other FET in the half bridge. This is to prevent shoot thru for the Power supply via the Half ...