About VSoun.1

VSoun.1 · 2023-06-23

Behaviour of WWDG on STM32L071KZUx.We are trying to read and write 256bytes from the Slave. In a specific case the Slave needs delay of 120ms to process the data when we add 120ms of delay in the MCU, the void HAL_WWDG_EarlyWakeupCallback(WWDG_Handle...

VSoun.1 · 2022-10-01

VSoun.1 · 2022-09-15

VSoun.1 · 2022-08-11

I have flashed the firmware into flash memory using i2c application programming.when the controller is booting from flash memory,i can see the uart console logs .I have configured the PB6 and PB7 pins are i2c pins.I set the clock speed to fast mode u...

VSoun.1 · 2022-08-09

We are flashing the firmware to stm32g0b1ke mcu using i2c in-application programming.after flashing the firmware to mcu,changed the boot configuration to boot from flash memory.I set the boot pin to 0 and option bytes to 0xFAFFFEAA for booting from f...

VSoun.1 · 2022-08-03

Thanks for the reply.So the flash registers use the AHB FLASH address[0x4002 2000] as the base address for read/write.I tried to read the flash registers using the base address of 0x40022000 through i2c.I received NACK.How to read and write flash reg...

VSoun.1 · 2022-08-03

If FLASH register's offset[ex:FLASH_OPTR offset:0x020] refers from the address of Flash memory,writing the user code in flash memory starting address [0x08000000] will overwrite the existing flash registers data?

User statistics

User Activity

WWDG RESET Due to osDelay

Enabling WWDG in stm32g0b1ke blocks the uart prints

HAL_I2C_SlaveRxCpltCallback and HAL_I2C_SlaveTxCpltCallback is not created using stm32CubeIDE code generation using .ioc

stm32g0b1ke mcu i2c not detected after flashing into flash memory

Booting from flash memory not working in stm32G0b1ke mcu

Re: How to program the FLASH_OPTR register in stm32G0B1KE through i2c in-application programming?The offset mentioned as 0x020 for FLASH_OPTR register.what is the offset referred here?

Re: How to program the FLASH_OPTR register in stm32G0B1KE through i2c in-application programming?The offset mentioned as 0x020 for FLASH_OPTR register.what is the offset referred here?