In case of loss of the input reference clock, we would be interested in keeping the output frequency of the PLL for a relatively short duration (100ms as a first approximation), accepting a relatively large drift (0.5 to 1%).The aim is to perform a c...