Posted on May 17, 2011 at 14:05STOne-32: Thank you for the response and the link to the document. It appears that with 2 DMA channels, the highest priority DMA has to wait for the bus to clear before beginning its own transfer leading to a variable...
