STM32F746G-DISCO CubeMX Ethernet buglet
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2016-12-12 7:51 AM
CubeMX version 4.18.0 sets the PHY Address Value for the on board PHY (LAN8742A) as 1. This does not work. It cannot even be changed in CubeMX without switching to 'user PHY'.
In order for the on board Ethernet to work the user can go into stm32f7xx_hal_config.h and change the macro that defines LAN8742A_PHY_ADDRESS to 0.
#stm32cubemx-ethernet #stm32f7-discovery-kitSolved! Go to Solution.
- Labels:
-
STM32CubeMX
-
STM32F7 Series
Accepted Solutions
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2017-01-02 6:48 AM
Hello,
The Phy address name issue will be fixed in next 4.19 release. To change the Phy address value go to the Parameter Settings tab.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2016-12-13 9:24 AM
Hello
Barta.Hank
‌,I will report your issue internallyfor checking.
Thank you for highlighting this caseand Sorry for the inconvenience it may bring.
Best Regards
-Imen-
Thanks
Imen
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2016-12-14 11:02 AM
Thank you.
Another issue is that the Ethernet interrupt priority is left at 0 which does not work with FreeRTOS.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2017-01-02 6:48 AM
Hello,
The Phy address name issue will be fixed in next 4.19 release. To change the Phy address value go to the Parameter Settings tab.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2017-03-02 5:39 AM
,
,
I do have the same issue with the code generated for the stm32F2 device.
Additionally some values are not correct, below is the value we should have (based on the demo for the nucleo 207 board).
/* Section 4: Extended PHY Registers */
,
♯ define PHY_SR ((uint16_t)0x1FU) /*!<, PHY status register Offset */♯ define PHY_SPEED_STATUS ((uint16_t)0x0004U) /*!<, PHY Speed mask */
,
♯ define PHY_DUPLEX_STATUS ((uint16_t)0x0010U) /*!<, PHY Duplex mask */♯ define PHY_ISFR ((uint16_t)0x001DU) /*!<, PHY Interrupt Source Flag register Offset */
,
♯ define PHY_ISFR_INT4 ((uint16_t)0x0010U) /*!<, PHY Link down interrupt */- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2017-03-06 8:44 AM
refer to
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2017-04-19 5:09 PM
It's not fixed in 4.20.1
