stm32h7: Do the separate IWDGs reset separate cores, or both cores?

Srinath_03 · ‎2025-12-16

Hi in an dual core stm32h7, if we use each iwdg for each cores, when iwdg trigger reset,it will reset the particular core or both the cores will reset.

If particular core reset happens means, how to manage the other core from initial boot.

Suppose if cm7 IWDG trigger reset, meanwhile cm4 is running on other side, during this time after cm7 reset we have to read the iwdg register, then perform nvic reset?

If cm4 iwdg trigger reset, it will affect the other side running cm7 core.

Regards,

Srinath

TDK · ‎2025-12-16

They pull NRST low which will reset both cores.

If you feel a post has answered your question, please click "Accept as Solution".

Srinath_03 · ‎2025-12-16

Hi @TDK

means both the cores will reset, if any of the one core IWDG trigger reset.

Regards

Srinath

mƎALLEm · ‎2025-12-16

Hello,

From RM0399:

To give better visibility on the answered topics, please click on "Accept as Solution" on the reply which solved your issue or answered your question.

TDK · ‎2025-12-16

Correct. All reset sources are routed to NRST which resets the entire chip. Literally the same effect as holding the reset button down.

If you feel a post has answered your question, please click "Accept as Solution".