Skip to main content
AThom.17
AThom.17
Associate
November 7, 2019
Question

Pull up /Pull down of GPIOs in STM32F427VGT6.

  • November 7, 2019
  • 2 replies
  • 811 views

Hi,

Could you please let me know the default state(Pull up /Pull down) of GPIOs in STM32F427VGT6. Especially I need to know the default state of GPIOs PC4, PB10, PA7 inorder to verify the strapping options for an external Ethernet phy interface. Iam interfacing KSZ8041NLI (ETH phy , Microchip technology) with STM32F427VGT6 using MII interface. For proper working of PHY i need to set the strap option properly. Kindly reply me as soon as possible.

This topic has been closed for replies.

2 replies

Uwe Bonnes
Uwe Bonnes
Chief
November 7, 2019

Have a look at the reference manual, especially for exceptions. For F427, if I remember well, default pin state is input, no pull.

Tesla DeLorean
Tesla DeLorean
Guru
November 7, 2019

Sounds like the design expected external pull up/down option.

​

Pins float until configured.​

Tips, Buy me a coffee, or three.. PayPal Venmo (See Profile) Up vote any posts that you find helpful, it shows what's working..
waclawek.jan
waclawek.jan
Super User
November 7, 2019

> Pins float until configured.​

Except the JTAG pins.

THe RM0090 GPIO chapter is quite clear in this regard.

JW

Terms & ConditionsAccessibility statement