cancel
Showing results for 
Search instead for 
Did you mean: 

Maximum CPU Cycle for Which attempt to read the same flash memory bank stalls the bus.

Akash Saini
Associate II

As per RM0456 Reference manual for STM32U5, any attempt to read the same flash memory bank stalls the bus. Can you please specify the maximum time/CPU clocks for which bus can be stalls.

AkashSaini_0-1704451547473.png

 

Thanks,
Akash Saini

1 REPLY 1

> Can you please specify the maximum time/CPU clocks for which bus can be stalls.

That depends on the operation on FLASH, for timing of those operations, see Flash memory characteristics chapter in datasheet.

JW