Is there an MCU with both MMU and a scratchpad memory (software-addressible)?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2020-01-31 11:54 AM
Hi, I am trying to find a MCU that both have an MMU and an internal scratchpad?
My idea is usually Cortex-M series (low-end ones) do not have an MMU and an internal SRAM that can be used as a scratchpad / Cortex-A series (high-end ones) have an MMU but not a scratchpad (the only internal SRAM is the cache).
Is there a product that have an internal scratchpad and an MMU at the same time?
I really am having a hard time searching for a product that suits for me.
Thank you!
Solved! Go to Solution.
Accepted Solutions
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2020-01-31 12:15 PM
Up vote any posts that you find helpful, it shows what's working..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2020-01-31 12:11 PM
I'd have thought even the advanced cores have some Internal SRAM, so the ROM and Bootstrap code can configure and setup the external bus interfaces, and SDRAM/DDR geometry.
>>I really am having a hard time searching for a product that suits for me.
Then you're either approaching the problem from the wrong direction, or looking in the wrong places.
Up vote any posts that you find helpful, it shows what's working..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2020-01-31 12:15 PM
Up vote any posts that you find helpful, it shows what's working..
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2020-01-31 12:36 PM
Thanks! I've seen STM32MP151 series, but wasn't sure if that embedded SRAM was tied to Cortex-A7 or Cortex-M4 (I thought since Cortex-M series that I saw usually had ~300KB or internal SRAM alone, it was something like that which is shown in the datasheet).
From this diagram I guess my impression was wrong and both CPU can access the internal SRAM. Thanks!
