DMA and cpu simultaneous access to SRAM in stm32f407
Options
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2015-05-27 11:24 AM
Posted on May 27, 2015 at 20:24
Hello
Can DMA access SRAM at the same time the CPU is accessing it or vice versa?Thanks.
This discussion is locked. Please start a new topic to ask your question.
3 REPLIES 3
Options
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2015-05-27 11:35 AM
Posted on May 27, 2015 at 20:35
Not exactly, access is arbitrated through the bus matrix.
Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..
Up vote any posts that you find helpful, it shows what's working..
Options
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2015-05-27 11:52 AM
Posted on May 27, 2015 at 20:52
So parallel access isn't possible?
Is it hardware related(SRAM access implementation limit)?Options
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2015-05-27 11:55 AM
Posted on May 27, 2015 at 20:55
It's not a dual ported design, because that's significantly more complicated, and most of the time you aren't accessing at the ''same'' time. Access is serialized, so accesses occur one after another, depending on who came first, while not precluding either from timely access.
Tips, Buy me a coffee, or three.. PayPal Venmo
Up vote any posts that you find helpful, it shows what's working..
Up vote any posts that you find helpful, it shows what's working..
