TIM Capture compare timing resolution/jitter
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2024-02-22 11:11 AM
I am developing an application using TIM3 with Direct-mode capture compare to measure short pulse widths of 1 to 32 microsec. I am using a Nucleo H7A3ZI-Q board for development. The clock speed is 260 MHz. The Direct capture compare on Ch1 is set the pulse duration by triggering on both input pulse edges.
My question is how much time jitter is there from when pulse arrives to the CC1 input till it is registered in CC1R register? I would guess one clock pulseis needed so the time-jitter would be one clock period. A timer resolution of one clock pulse is given in the specifications (Table 113). It is not clear to me if this also applies ot the capture compare input operation.
This probably needs advice from somebody in STM who has inside knowledge on the timer circuit.
Thanks in advance.
Solved! Go to Solution.
- Labels:
-
ST boards
-
STM32H7 Series
Accepted Solutions
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2024-02-22 11:58 AM
The jitter/uncertainty is 1 timer tick. There is an additional fixed delay of a few timer ticks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2024-02-22 11:58 AM
The jitter/uncertainty is 1 timer tick. There is an additional fixed delay of a few timer ticks.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Email to a Friend
- Report Inappropriate Content
‎2024-02-23 9:49 AM
Thanks! This answered my question. The fixed delay is no problem for my application.
