2025-05-07 12:12 AM
I am developing the board using STM32H7R7L8H6H. So in our design we uses multiple interfaces like TFT LCD RGB888, Ethernet(RMII), RS485, Wi-Fi-BLE module, External Flash and PSRAM.
So for better signal integrity, can you please provide impedance and length matching guidelines, specially for TFT LCD, Ethernet(RMII), External FLASH and PSRAM.
2025-05-15 2:52 AM
Hello @Kaushik1;
For XSPI and FMC interfaces signal layout guidelines to connect external memories, I recommend you to look at AN5935 section "Recommended PCB routing guidelines for STM32H7Rx/7Sx microcontrollers"
I think this application note and the STM32H7S78-DK schematic board can help you.
You need to run a signal integrity simulation on the PCB using ibis models of the STM32H7R7L8H6H.
Some guidelines on how to use external peripherals to perform board-level simulations with the signal integrity software is described in "High-speed SI simulations using IBIS and board-level simulations using HyperLynx® SI on STM32 MCUs and MPUs" application note.
Thank you.
Kaouthar
To give better visibility on the answered topics, please click on Accept as Solution on the reply which solved your issue or answered your question.
2025-05-15 3:16 AM
Just curious: what are the highest clock / signal rates on the PCB ?
I'd say that general rules apply here for PCB layout, so all depending on the maximum frequencies and what impedance the interfaces expect.