Abnormal code execution after sleeping & clock switching from RTC to PLL (48MHz)

[fwu2]

Posted on May 11, 2010 at 03:33

Abnormal code execution after sleeping & clock switching from RTC to PLL (48MHz)