HI ST teams, I 've purchased STPM4RasPIV21 to test our SPI master device. I'v observed this TPM IC uses wait state when communication. Please help share behavior model(verilog) for SPI master simulation. Thanks a lot.