About bmh

bmh · 2016-09-17

Posted on September 17, 2016 at 23:25Hello,I have a STM32F469-DISCO board with an WL1835mod SDIO on it. I'm running linux on the board with all kernel, drives and fs. It was running properly with and without DMA enabled. So I decide to remap my exte...

bmh · 2016-04-13

Posted on April 13, 2016 at 21:22Dear All,I'm working on porting Linux MMCI(http://lxr.free-electrons.com/source/drivers/mmc/host/mmci.c) driver to run on STM32. AFIAK STM32F4x9 has one ARM PrimeCell 180 and the driver uses Peripheral Identification...

bmh · 2016-09-20

Posted on September 21, 2016 at 04:23Hi Clive, Thanks for the hint. Adding up the 0xC0000000 did solve the problem. I also got some help from Maxime Coquelin who was the STM32 maintainer at the Kernel. Wrapping up: the problem was the MCU was seeing...

bmh · 2016-09-17

Posted on September 18, 2016 at 05:22I can read/write thru the processor. At first I was suspicious that was a SDRAM configuration/timming issue so I boot the kernel with memtest flag and it ran properly. In fact the system itself runs from the SDRA...

bmh · 2016-04-13

Posted on April 14, 2016 at 02:42Hi Clive, I meant STM32 SDIO peripheral is based on PL180, you can compare both address and register and will they are the same up to the point of the Peripheral ID. The guys from emcraft just hardcoded some ID at uc...

bmh · 2015-11-22

Posted on November 22, 2015 at 18:55Hi, I'm facing a similar problem with same SDRAM. Can you publish the configuration that worked for you?Thanks,

User statistics

User Activity

DMA2 and SYSCFG_MEMRMP relationship

STM32F4x9 SDIO Linux Driver

Re: DMA2 and SYSCFG_MEMRMP relationship

Re: DMA2 and SYSCFG_MEMRMP relationship

Re: STM32F4x9 SDIO Linux Driver

Re: SDRAM write/read order problem