Hey,Could you please explain what the "read pipe delay" is and why its set to "2 HCLK clock cycles"I found this is from the STM32H747 reference manual.It says the FIFO is used to store data read in advance during the CAS latency period. But during th...