About FA1234

FA1234 · 2025-01-30

If you generate the CAD output using STM32CubeMX (or download it from the ST website), the pins are completely different than the datasheet.For example, in the datasheet, for the VFBGA178 (STM32N657I0), OSC32_IN (aka PC14) is shown as pin B1 whereas ...

FA1234 · 2024-12-10

There's a bug in the standard MPU_AdjustRegionAddressSize which appears everywhere in the sample code. My reference is the H7RS, it's in the Template and virtually all examples: H7RS Github example The net result is that it's likely noncacheable regi...

FA1234 · 2024-12-05

The net effect of this bug is that the reference code (including the Templates for LRUN and XIP) never actually enable the Memory Protection Unit regions.See: stm32h7rsxx_hal_cortex.c Line 532 I believe the second "Disable the Region" should have bee...

FA1234 · 2024-11-17

I believe there's a bug in the stm32h7rsxx_hal_dma code for dealing with repeated blocks in interrupt mode. This bug probably exists in other STM32H7 devices as well.With a typical repeating transfer, in *NON* interrupt mode, the DMA transfer complet...

FA1234 · 2024-11-15

I've got an STM32H7RS, and am attempting to use HPDMA to do a memory-to-memory transfer where one side is the FMC.The transfer works perfectly if I use GPDMA.With the exact same code (just replacing the GPDMA handle with an HPDMA one) does not work (...

FA1234 · 2025-01-30

The changes weren't as bad as I first thought. Most pins are the same, with the exception of those OSC lines. Two additional GPIO pins are added.

FA1234 · 2024-12-05

Please disregard. I missed that the bit is overridden in the RASR set below. The dual CLEAR_BIT is probably not necessary, but seemingly harmless.Now to figure out why my noncacheable region is still being cached...

FA1234 · 2024-11-27

This has now been confirmed with the help of the MCU Support Team.There is a bug in the templating which prevents the USBPHY's reference clock source from being set to any value other than 24MHz. I've worked around this issue by adding the following ...

FA1234 · 2024-11-25

I believe I have fixed this issue. Despite the USBPHYC Clock Mux saying it can accept 16, 19.2, 20, 24, 26, and 32MHz, it will simply not be detected by the host running at any speed other than 24MHz.I verified this by purchasing a Nucleo H7S3L8 boar...

FA1234 · 2024-11-19

Some additional information of interest that maybe should be fixed as part of this issue (or at least documented).The HAL_DMAEx_ConfigRepeatBlock() call that is added to the MX_HPDMA1_Init()/MX_GPDMA1_Init() function is *NOT* sticky. Meaning, you nee...

User statistics

User Activity

STM32N657I0 pinout incorrect in CubeMX & ST Website

Bug in MPU_AdjustRegionAddressSize breaks region maps if not already aligned

Bug in stm32h7rsxx_hal_cortex.c -- MPU regions are never enabled

Bug in GPDMA with 2D addressing (I think)

HPDMA does not seem to work with FMC memory-to-memory?

Re: STM32N657I0 pinout incorrect in CubeMX & ST Website

Re: Bug in stm32h7rsxx_hal_cortex.c -- MPU regions are never enabled

Re: STM32H7RS USB_HS failure (Device Descriptor Request Failed)

Re: STM32H7RS USB_HS failure (Device Descriptor Request Failed)

Re: Bug in GPDMA with 2D addressing (I think)