Posted on June 18, 2015 at 10:15I have a DMA channel configured to transfer data from memory to GPIOC->ODR on a PWM1 channel's CC event. This same PWM1 channel is used to read the data output on GPIOC by an FPGA. A falling edge triggers a request to...