Hey, we suffer from the same issue in our design. We are using pin PD13 as IO3 in QUADSPI interface and observing a high level state after the first transaction (while it should be low). The slave device is XA7A100T FPGA (no internal or external pull...