About BRP

BRP · 2024-01-31

Hi all,I'm experimenting on an STM32F723disco board, trying out some audio DSP. I seem to be getting abysmal processing speed.So as a first sanity check I did a simple nop timing test:Turn on a GPIO pin, do 50 nops, turn the GPIO pin off. (By 50 nops...

BRP · 2024-02-02

Hi,I think it's odd that ST doesn't turn on all the bells and whistles by default but I'm happy I worked it out.The other thing I hadn't seen coming (but in retrospect might have) is that nops get dual-issued, hence the half cycle per instruction wit...

BRP · 2024-02-01

Looks like I found it. The default settings when you start a project has ART, Prefetch, DCache and ICache disabled. I haven't tested all combos but it seems ICache was the one that made the difference.Without it, a nop averages 1.6 cycles. With it, 0...

BRP · 2024-02-01

With a 216MHz clock I'm expecting the "100 nop" pulse to be 231ns longer than the "50 nop" pulse. In reality, the length difference is 480 ns. So, 50 nops take 480 ns, That is what I am trying to understand.I've just not been able to do *any* test th...

User statistics

User Activity

Clock speed, instruction timing not squaring up

Re: Clock speed, instruction timing not squaring up

Re: Clock speed, instruction timing not squaring up

Re: Clock speed, instruction timing not squaring up