Hi experts, we are developing with ST M24C64-R EEPROM，and take FPGA chip as a IIC controller. we just implement a byte write and  Random Address Read for test. Both the simulation tool(with ST "M24XXX_Memory.v" verilog module) and oscilloscope wave s...