Posted on October 30, 2013 at 17:37So nethertheless it is not described in the Reference manual Peritheral to Peritheral will work? We think about to sample some currents and make them available for an FPGA. I Think about to transfer ADC2->DR to SP...