I couldn't find this info on the Reference Manual, maybe because it is trivial, in case I'm sorry. When the CPU performs a single STR within the FMC address space, is it blocked until the entire write cycle of the peripheral is complete, or it only w...