As I ported it line by line, I did not change anything. Your assumption is also right, that I am interfacing the STUSB4500 chip on a 3V3 logic level, while powering the chip's internals via the VSYS pin also with 3V3.The NVM is shadowed by the I2C re...