So I’m trying to sample 2 analogue signals with the use of DMA. The ADC’s are running on highest possible speeds (core clock). But when I’m looking at the results for some reason one ADC avoid some “lines�? of value’s and instead of giving the right ...