I'm communicating via SPI with an LPS22HB using an FPGA. Is there a minimum time specification between SPI transactions? I'm currently setting CS high for 0.5 SPC cycles between transactions, but this doesn't seem to work.