I am using an STM32F407 processor chip and want to operate as I2C Master on two interfaces, I2C2 and I2C3. It is essential for our application that both busses can be utilised efficiently (with minimal gaps between transactions) and at the same time....