I do know that SCL is derived from the core's bus clock and there needs to be an even divisor between the bus clock and 400KHz. So you may need to change your bus frequency or if you are using axi, you can just change the frequency of the core's axi ...