In page 233 of document PM0214 saysEach PRI_N field is 8 bits wide, but the processor implements only bits[7:3] of each field, and bits[3:0] read as zero and ignore writes (where M=4).But there is a mistake, it couldn't be bits[7:3] and bits[3:0] at ...
