Hi,We are experiencing this issue with our prototypes and it's delaying our chip selection work package to the point this is now critical path.Can anyone from ST provide any insights to this please? If this is not the place to raise issues how do we ...
