I would like to attach 2 high speed A/Ds connected via parallel GPIOs and run them at 50 MHz each, or 100 MHz aggregate.  One A/D is 12 bit and the other is 8 bit so I could take advantage of FIFO packing on the memory side. The capture buffer size ...