I've implemented a basic performance test to assess SDRAM speed and came across a weird issue. The test is trivial: sequential write followed by a sequential read of a 16Mb block. With writes I get solid 1-1.2 SDRAM clock cycles per operation. A read...