SRAM parity check is enabled. In fact, breakpoint in NMI is reached.But SYSCFG_CFGR2.SRAM_PEF bit is NOT set. See .png.Disassembly (at bottom) shows, that address of CFGR2 is loaded at R0 ("Registers" to the right) and its contents is loaded to R1. T...