Greetings,I'm having an issue changing the state of the NOT_RDY bit in the MCR register of flexcan from 1 to 0. SInce this is a status bit, it relies on FRZ and HALT bit and reflects upon it. Inspite of changing the FRZ and HALT bits, the NOT_RDY doe...