Posted on September 12, 2016 at 04:31The problem is that I have an *external* 24.576 MHz MCLK.  In master mode, how do I get that from outside the chip onto the SAI_CK_A or SAI_CK_B clock?I was going through section 36.3.1 ''SAI block diagram'' and ...