Thanks for your question. Interprocessor communication is facilitated using shared internal SRAM and a hardware block called the IPCC (Inter processor Communication Controller). See https://wiki.st.com/stm32mpu/wiki/IPCC_internal_peripheral for more info.
