cancel
Showing results for 
Search instead for 
Did you mean: 

How to align lwIP driver Rx data buffers to cache line size

RBG
Associate II

tcpip thread message fetch is not working in lwIP if caches enabled in STM32F767.

How to align  lwIP driver Rx data buffers to cache line size. 

0 REPLIES 0