cancel
Showing results for 
Search instead for 
Did you mean: 

RCC Conflict with Debug JTEG 4 pin

vchau.2
Associate III

Hi All,

I'm using RCC both the crystals on PC14- 15 and PH0-1 and I want to use JTEG TRACE with 4 bit synchronization but when ever JTEG TRACE enable RCC showing warning  "status: Parity disbale conflict with debug jteg 4 pin"

Kindly let me know what the mean of this and how to solve this.

 

 

thanks

 

 

 

3 REPLIES 3
AScha.3
Chief III

Hi,

No problem on H743ZIT :

AScha3_0-1704801869117.png

If you have small case, maybe not enough pins to do this 4bit jtag...

Solution: take 144pin case (Z) , or try, what size is minimum for these functions at same time.

If you feel a post has answered your question, please click "Accept as Solution".
vchau.2
Associate III

Pin availability isn't a issue, I'm using STM32H755 BGA package, infect there is no connection between crystal oscillator pin and JTEG TRACE pins 

 

vchau2_0-1704805138985.png

 

Ok, you didnt say the type before ... 

First clear the (red) problem in your clock configuration, then look, what message it shows for 4pin jtag...

(Using same pins should not be the problem then.)

btw Why you need this 4pin jtag...? 

If you feel a post has answered your question, please click "Accept as Solution".