cancel
Showing results for 
Search instead for 
Did you mean: 

S2-LP Registers

WN
Associate

Hi Everyone,

I have some questions regarding the registers of the Sub-1GH transceiver 'S2-LP':

1) Which registers (configuration registers) are retained in "standby state", in "sleep_A state" and in "sleep_B sate"? Which registers are not retained, and so, must be re-written everytime, when the transceiver goes out of one of the states mentioned above to an "active" state (ready/tx/rx)?

2) When the packet format "UART over the air" is used, i.e. tx-data (in UART-format) and rx-data (in UART-format) direct through GPIO, e.g. GPIO0 for rx-data and GPIO2 for tx-data, no data clock signal is needed for the transceiver (S2-LP). Is that right?

Thank you in advance for answers and comments!

Best Regards,

2 REPLIES 2
AndyR1
Senior

1) From my experiments, all registers are retained in SLEEP_B mode, you need to send READY command S2LPCmdStrobeReady(); to exit from sleep state.

2) no data clock is needed

Hello AndyR1, Thank you very much for sharing your experiences with the S2-LP!
I also think that no data clock is required (so-called blind data mode), provided "enough" preambles are transmitted and received, and uart data rate matches well.
Thank you!