Get ready for the STM32 Summit 2026 | Online, November 3
Join conversations with your peers and ST experts. Explore the full potential of STM32 microprocessors for your embedded design.
Most recent activity
Hi there, I am working with the STM32MP135F-DK microprocessor and have already designed the user interface in Figma. Now, I would like to move forward with developing this UI. Which tool should I use to implement the UI on the STM32MP135F-DK? If I choose to use Qt Creator, can I use the open-source version for a client project, or would I need a commercial license? Are there any legal limitations or issues I should be aware of? Thanks in advance for your guidance.
Hello, I'm working on PTP synchronization using the STM32MP257F-DK development board, and I'm encountering an issue with generating a PPS output on a GPIO pin. I'm using Buildroot as the build system, configured with the Bootlin external tree available from : https://github.com/bootlin/buildroot-external-st/tree/st/2024.02.9?tab=readme-ov-file I want the STM32MP257 board to operate as a PTP slave to an external grandmaster clock. To verify synchronization accuracy, I'm trying to observe the PPS output on the PF4 pin, which corresponds to ETH1_PPS_OUT according to the datasheet, using an oscilloscope. Here are the steps I followed: Buildroot configuration: I enabled linuxptp package, I also enabled PTP clock support --> KVM virtual PTP clock in the Device Drivers PTP configuration: I modified the /etc/linuxptp.cfg as follows: [global]verbose &n
Dear ST Developer Support,I download the STM32MP2 android 13 images from https://www.st.com/en/embedded-software/stm32mp2droidsta.html#get-software .When I flash the st-android-13.0.0-2024-07-31-stm32mp257f-ev1-emmc-starter images by using STM32CubeProgrammer v2.19 for windows, I would fail on flashing super.img phase.The error message show "Error while reading the file".Would you help me solve this problem. Thanks. I attached the fail logs11:40:58 : STM32CubeProgrammer API v2.19.0 | Windows-64Bits11:41:07 : UR connection mode is defined with the HWrst reset mode11:41:07 : USB speed : High Speed (480MBit/s)11:41:07 : Manuf. ID : STMicroelectronics11:41:07 : Product ID : DFU in HS Mode @Device ID /0x505, @Revision ID /0x200011:41:07 : SN : 002F00414136500B0037365311:41:07 : DFU protocol: 1.111:41:07 : Board : --11:41:07 : Device ID : 0x050511:41:11 : Read TSV File: D:\Project\STM\STM32MP257F\Android-13\en.st-android-13.0.0-2024-07-31-stm32mp257f-ev1-emmc-starter\st-a
We have a custom design based on STMP32MP133A na an spi NAND. On paper, using the u-boot diagnostic commands, everything is working correctly.NOTICE: CPU: STM32MP133A Rev.Y NOTICE: Model: Zehnder CCPRO A1R Board INFO: PMIC version = 0x21 INFO: Reset reason (0x35): INFO: Power-on Reset (rst_por) INFO: FCONF: Reading TB_FW firmware configuration file from: 0x2ffe0000 INFO: FCONF: Reading firmware configuration information for: stm32mp_io INFO: Using USB INFO: Instance 2 INFO: Boot used partition fsbl1 NOTICE: BL2: v2.6-stm32mp1-r2.1(debug):v2.6-dirty(a1f02f4f) NOTICE: BL2: Built : 13:14:26, Nov 23 2021 INFO: BL2: Doing platform setup INFO: RAM: DDR3-1066 bin F 1x2Gb 533MHz v1.53 INFO: Memory size = 0x10000000 (256 MB) INFO: DFU USB START... INFO: handle USB : Suspend int INFO: USB Suspend mode INFO: handle USB : Reset INFO: handle USB : Reset INFO: phase ID :3, Manifestation 0 at c716d456 INFO: Receive DFU Detach INFO: DFU USB STOP... INFO: BL2: Loading image id 1 INFO: Loading image id=
When trying to boot from emmc I get the following error ...�NOTICE: CPU: STM32MP157DAB Rev.Z NOTICE: Model: STMicroelectronics STM32MP157DAB-INSTRUO-SOM INFO: PMIC version = 0x21 INFO: Reset reason (0x15): INFO: Power-on Reset (rst_por) INFO: FCONF: Reading TB_FW firmware configuration file from: 0x2ffe2000 INFO: FCONF: Reading firmware configuration information for: stm32mp_io INFO: Using EMMC INFO: Instance 2 INFO: Boot used partition fsbl1 ERROR: Boot interface 2 not supported PANIC at PC : 0x2ffebe9d Exception mode=0x00000016 at: 0x2ffebe9dI assume this is an error with my tf-a bootloader? I compiled tf-a with the build flag STM32MP_EMMC=1. Are there any other modifications/variables to set when building the tf-a to enable it to boot from emmc?
Heyho,I just checked the MCU selector in CubeMX (6.13), and to my surprise I didn't find any MPU supporting the following:gigabit ethernet (RGMII)FDCAN2 SAIs (I need at least 4 standard I2S/PCM "stereo" channels)The MP series don't have FDCAN.Then I checked the N6, but at least in CubeMX I was not able to configure RGMII with all 4 SAI blocks (1 SAI block as master, the 3 other blocks as sync slaves).That correct ?Thanks in advance!
Hello,MPU: STM32MP13xxI have a basic que regarding OTP words which are not free for user to use. We are using SSP and for that we need to generate a secret file as per documentation.We want to write OTP values like 3 and 18 but we get this error message in GUI. ex. OTP_WORD_3=0x185b5a00. QUE:- Is it possible to consider OTP 3 during generation of secret file?if NO, what is the other alternative? is the Flasing of OTP via ST Cube Programmer is the only way?(with the goal in mind that we do not want to include more steps in the production scenario) REF:I have already gone through many ST Docs like below- - https://www.st.com/resource/en/user_manual/um2238-stm32-trusted-package-creator-tool-software-description-stmicroelectronics.pdf- https://wiki.st.com/stm32mpu/wiki/STM32CubeProgrammer#How_to_fuse_OTP- https://wiki.st.com/stm32mpu/wiki/STM32CubeProgrammer_OTP_management
We're in the process of upgrading our custom board software to STM32MPU-Ecosystem-v6.0.0, using Buildroot as our build system (buildroot-external-st st/2024.02.9). Our device uses standby mode for low-power operation, and we rely on RTC wakeup and buttons connected to three wakeup pins (PI1, PI2, and PI3) to resume the system. We followed the same procedure as with STM32MPU-Ecosystem-v5, applying the same configuration changes. While we are able to enter standby mode successfully, we are facing issues with resuming from it. Debug logs do not show any errors. We’ve included our OP-TEE and Linux device tree files below. Could you help us identify if there’s anything missing or incorrect in our configuration?
I need a partition as a backup partition for the root file system.How can I add a new partition in stm32mp2?
Hi AllThis has been reported in various forms since 2019:https://community.st.com/t5/stm32-mpus-products-and-hardware/freertos-does-not-run-on-stm32mp1-m4-core/m-p/302468andhttps://community.st.com/t5/stm32-mpus-embedded-software-and/hal-tick-does-not-get-incremented-on-second-debug-session-after/m-p/259405and apparently it was flagged as solved.Yes it was solved in "OpenAMP_FreeRTOS_echo" project but it was never solved in STM32CubeMX code generation for STM32MP M4 processor.Fault was in code that would enable TIMx interrupt before TIMx was initialized so it instance was NULL.Code generated by CubeMX version 6.14.1 and "STM32Cube_FW_MP1_V1.6.0" firmware still generates the same code that ebnables TIMx before TIMx.Instance is set to any value:TIMx IRQ is raised somewhere before TIMx.Instance is set and that causes IRQ service routine to disable TIMx IRQ.We've fixed that by comparing code "OpenAMP_FreeRTOS_echo" in and STM32CubeMX generated code.There enabling of TIMx IRQ was moved furt
Hi,We are working on a custom carrier board based on STM32MP157DAC. We have built a custom yocto image.Yocto Version: MickledoreMachine: stm32mp15-discoSoM: STM32MP157DACDistro: openstlinux-westonLinux Kernel: 6.1.82-stm32mp-r2-r0WIFI-Bt: LBEE5PL2DL-921I have attached the dmesg log and device tree configuration.Is the driver support for this wifi-bt module directly available or do I need to configure something?bluetooth is configured as serial3 but I don't see any /dev/ttySTM2 device node.[ 14.597018] Bluetooth: Core ver 2.22[ 14.606728] Bluetooth: HCI device and connection manager initialized[ 14.614038] Bluetooth: HCI socket layer initialized[ 14.629270] Bluetooth: L2CAP socket layer initialized[ 14.637891] Bluetooth: SCO socket layer initialized[ 14.658379] Bluetooth: HCI UART driver ver 2.3[ 14.669248] Bluetooth: HCI UART protocol H4 registered[ 14.675392] Bluetooth: HCI UART protocol Broadcom registered[ 14.986555] Bluetooth: hci0: Frame reassembly failed (-84)[ 15.485933] Bluetoo
Hi STM-Team, We have the custom board based on the STM32MP157DAC board.In that, we are not able to access the eMMC from u-boot command prompt. Currently, we are booting from SD card.We are able to see the 1 mmc device which is SD-card but not able to see any eMMC on device. Please see below logs: but emmc is being detected after kernel boot as seen from the dmesg logs and i was able to read and write to the emmc device u-boot log:- STM32MP> mmc listSTM32 SD/MMC: 0 (SD)STM32MP> dmesg log emmc being detected:- mmc1: new DDR MMC card at address 0001[ 2.864763] mmcblk1: mmc1:0001 MT3204 3.56 GiB [ 2.876500] mmcblk1boot0: mmc1:0001 MT3204 2.00 MiB [ 2.884632] mmcblk1boot1: mmc1:0001 MT3204 2.00 MiB [ 2.890880] mmcblk1rpmb: mmc1:0001 MT3204 512 KiB, chardev (244:0) below is my device tree configuration for sdmmc2 in kernel-source/arch/arm/boot/dts/stm32mp15x
Hi STM-Team,We have the custom board based on the STM32MP157DAC board with KLD35176BVIB LCD display.KLD35176BVIB is actually BOE3.49(VGA) + HX8394f display.We are using yocto build to configure the display panel changes.I have attached my device tree configuration1) I need to configure below pins.Pin NamePin NumberFunctionImplementationRemarksPA14T2TP_INTTouch Panel interruptReference design has only DSI_LCD_INT, combined for Display + TPPD13AA19DSI_TEPin re-mapped FUNCTION MOVED FROM PC6 TO PD13PD15J2DSI_LCD_BL_CTRLPin re-mapped Function moved from PA15PH6Y11TP_RESET I was not able to find how and where to map these pins for my display panel As I am not much familiar with ST pin-mapping I was not able to figure out these mappings.2) I was also looking for the DSI defaul data and clk pins pinmapping in device tree but not able to find it for below pins.DSI_D0PDSI_D0NDSI_D1PDSI_D1NDSI_CK_PDSI_CK_NDSI_RESETDSI_LCD_INT3) Additionally is there a display driv
Hi,We are using STM32mp157DAC som with a custom carrier board. We have built a custom yocto image. Yocto Version: Mickledore Machine: stm32mp15-disco SoM: STM32MP157DAC Distro: openstlinux-weston Linux Kernel: 6.1.82-stm32mp-r2-r0 below is my device tree configuration. aliases { serial4 = &usart1 }; &usart1 { pinctrl-names = "default", "sleep", "idle"; pinctrl-0 = <&usart1_pins_a>; pinctrl-1 = <&usart1_sleep_pins_a>; pinctrl-2 = <&usart1_idle_pins_a>; /delete-property/dmas; /delete-property/dma-names; status = "okay"; }; usart1_pins_a: usart1-0 { pins1 { pinmux = <STM32_PINMUX('Z', 6, AF7)>; /* USART1_Rx */ drive-push-pull; bias-disable; }; pins2 { pinmux = <STM32_PINMUX('Z', 7, AF7)>; /* USART1_TX */ drive-open-drain; bias-disable; }; }; usart1_idle_pins_a: usart1-idle-0 { pins { pinmux = <STM32_PINMUX('Z', 7, ANALOG)>, /* USART1_TX */ <STM32_PINMUX('Z', 6, ANALOG)>; /* USART1_RX */ }; }; usart1_sle
Move from MCU forums: STM32MP25 are MPUs - not MCUsHello Experts, I am using STM32MP257F-DK board and trying to bring up the board with starter package. I followed the steps as mentioned in this link - https://wiki.st.com/stm32mpu/wiki/STM32MP25_Discovery_kits_-_Starter_PackageThe starter package that I have downloaded and flashed - en.FLASH-stm32mp2-openstlinux-6.6-yocto-scarthgap-mpu-v24.11.06.tar.gzI was able to flash the SD card successfully as mentioned in section 6.(Note that I have taken care of boot switches accordingly)However, when I restart the board for booting, seems there are issues and does not stop at login prompt. Instead stops or boots in loop. Attaching 2 logs with 2 instances of reset. Kindly help to review and suggest work around if have missed any steps.~R
Good morning,fairly new to this mpu family, I did a bit of a research but I'd like to get pointed to the correct procedure to, for instance, change bit 31 of RCC_SECCFGR.This register would allow me for example to modify also PWR_CR1:BDP and PWR_CR2:MONEN registers/bits by unblocking PWR registers protection.Assuming I'm working in a yocto/meta-st environment my first thought is to patch optee-os-stm32mp to modify that register and the PWR registers too since this kind of operations usually require secure context.Question:- Is there any easier approach, or high level approach (eg from uboot or kernel through SCMI) ?Thanks in advance.
Is it possible to build OpenSTDroid for STM32MP157F? If anyone tried, could you please share the instructions on the build and any learnings would be helpful.
Starting kernel ...I/TC: Secondary CPU 1 initializingI/TC: Secondary CPU 1 switching to normal world bootE/TC:0 stm32_iac_itr:180 IAC exceptions [159:128]: 0x400E/TC:0 stm32_iac_itr:185 IAC exception ID: 138E/TC:0 Panic at /usr/src/debug/optee-os-stm32mp/3.19.0-stm32mp-r2-r0/core/drivers/firewall/stm32_iac.c:200 <stm32_iac_itr>E/TC:0 TEE load address @ 0x82000000E/TC:0 Call stack:E/TC:0 0x8200831cE/TC:0 0x82030254E/TC:0 0x82021024E/TC:0 0x8202f198E/TC:0 0x82013fd4E/TC:0 0x820017dc How can I confirm the RIF configuration of OpteeOS to resolve this issue?
Hi,I am testing TBB on a stm32mp157f-dk2 platform, yocto, kirkstone, sp_min version. I am wondering on the FIP package creation and singing keys.FIP_SIGN_KEY -> is set to my private ROT key.After unpacking the "fip.bin" into separate files i get all the needed components:fw-config.binhw-config.binnt-fw.binnt-fw-cert.binnt-fw-key-cert.binstm32mp-cfg-cert.bintb-fw-cert.bintos-fw.bintos-fw-cert.bintos-fw-config.bintos-fw-key-cert.bintrusted-key-cert.binAnalyzing the all certificates (*cert.bin files) it appears, that the some of them are not signed with the ROT key, as you can see in the "public key" section of the certificate.Analyzing deeper, looking into fip-utils-stm32mp bbclass, I could find, that the cert_create tool is using "-n" option and is generating additional key pair for signing i.e nt-fw.bin. I understand that it generates pair of TRUSTED_WORLD_KEY and NON_TRUSTED_WORLD_KEY, which are used later to follow CoT boot. But I can't find those keys in build dir nor I can'
Dear ST Community,We are working with the STM32MP257F-EV1 evaluation board and using the Yocto Distribution Package for our software stack.Currently, the STPMIC2 is managed entirely by the secure world (TF-A and OP-TEE) on the Cortex-A35 side.Our goal is to access STPMIC2 from the Cortex-M33 core running in non-secure mode with read-only access.We would like to confirm:Is it possible to allow secure access from A35 (TF-A/OP-TEE) and read-only, non-secure access from M33 to the STPMIC2 simultaneously?If yes: could you please share the recommended steps or configuration changes to implement this?If not:We are considering moving PMIC control to the non-secure world (U-Boot or Linux) instead of TF-A/OP-TEE.In this case, could you please provide guidance on how to disable PMIC access in the secure world and enable it in U-Boot or Linux?Also, does U-Boot or the Linux kernel include support for the STPMIC2 driver?Any insights or references to relevant documentation would be greatly appreciate
Will the Linux driver for stm32mp257 automatically set the MAC address based on the chip UID?Or do users need to set it themselves? Why is the MAC address printed using dmesg different from the hardware address obtained from the command?Thank you, looking forward to your reply~
Hi,We are developing a GUI using MATLAB App Designer and want to deploy it on an STM32MP257 running Yocto Linux.I have a few questions:Can a standalone app generated by App Designer run on Yocto? Does it need the MATLAB Runtime, and is that supported on Yocto?What about exporting it as a web app? Can the MATLAB Web App Server run on STM32MP or Yocto?Any clarification, workarounds, or suggestions for deploying MATLAB-generated applications on STM32MP with Yocto would be greatly appreciated.Thank you in advance!
HelloWe are currently working with the STM32MP257F-DK board and attempting to toggle the GPIO pins on Port Z. However, we have observed that the mode of the pins in GPIO Z remains in Analog mode, even when we attempt to overwrite it. Notably, the other GPIO ports are functioning as expected.We would appreciate your guidance on how to properly activate GPIO Port Z and toggle a pin on this port Thanks & RegardsAkshitha Pattem
I am trying to build kernel module programme out-of-tree module with the help of ST WIKI document. But unfortunately we are facing the compilation error where while do_installation work. It says mymodule.ko "NO such file or directory".Note : I am using DEVTOOL. And i attached the link which i used to build our kernel module programme.https://wiki.st.com/stm32mpu/wiki/How_to_cross-compile_with_the_Distribution_Package#Adding_an_external_out-of-tree_Linux_kernel_module
Hi,I try to compile "OpenAMP_TTY_echo_CM33_NonSecure" sample program as suggested here:https://wiki.st.com/stm32mpu/wiki/Getting_started/STM32MP2_boards/STM32MP257x-DK/Develop_on_Arm_Cortex-M33/Modify,_rebuild_and_reload_the_firmwareCompiling does not work, I get error message: 0:43:14 **** Build of configuration CA35TDCID_m33_ns_sign for project OpenAMP_TTY_echo_CM33_NonSecure ****make -j16 all cmake -S ../../../../../../../../../Middlewares/Third_Party/OpenAMP/libmetal/ -B libmetal -G"Unix Makefiles" -DCMAKE_TOOLCHAIN_FILE=cmake/platforms/stm32mp-generic-gcc.cmakeCMake Error at CMakeLists.txt:1 (cmake_minimum_required):-- Configuring incomplete, errors occurred!Compatibility with CMake < 3.5 has been removed from CMake. Update the VERSION argument <min> value. Or, use the <min>...<max> syntaxto tell CMake that the project requires at least <min> but has been updatedto work with policies introduced by <max> or earlier. Or, add -DCMAKE_PO
Already have an account? Login
Enter your E-mail address. We'll send you an e-mail with instructions to reset your password.