2019-08-16 05:55 AM
Hi,
Sometimes, when the ST bit (Self-test enable) in CTRL_REG1 set to 1, it takes a very long time(several seconds) to wait the ZYXDA bit in STATUS_REG turns into1. Is it normal?
