About ABett.3

ABett.3 · 2022-07-31

Hi all,I'm implementing a DAQ (data acquisition chain), using STM32H747Xi Discovery board.What I need to do is sample as fast as possible 1 adc channel and do some light processing on the data. I need to understand how to configure the system to get ...

ABett.3 · 2022-05-30

Hi all,I am new to STM32 and tasked with a somehow complicated design.I must build a data acquisition chain using ADC in interleaved mode at the highest frequency possibile and dump data on a pc.On the ADC side I found this example which seems to be...

ABett.3 · 2022-09-10

@Piranha Thanks for the guidance.Here's a diagram of what I implemented so far, hope that is clear.(edit: spotted a typo, the 2° m2m callback invalidates the 2nd half)At the moment I can see that the m2m callback is never called.Here's my code for i...

ABett.3 · 2022-09-03

Hi @Piranha,thanks for the informative post.I see that you do not mention memory 2 memory transfers and cache related issues. is there something relevant to that respect?Update to @Georgy Moshkin as well, I implemented the skeleton for the applicat...

ABett.3 · 2022-09-03

Hi Danish, I'm interested in this approach! Can you share a more complete example?Thanks Andrea

ABett.3 · 2022-08-04

Thanks a lot for the material! This really helps:)So I have a draft of the implementation now (still not able to test on HW).Here my configuration for m2m transfer (did'nt find an example so I had to copy from a linked list one)static void MDMA_Confi...

ABett.3 · 2022-08-02

Hi @Georgy Moshkin Thanks for the answer.I'll give it a try, but I have one question:It is not clear for me how to do so (I am using platformIO as IDE).Also, given this system architectureI was thinking to start by putting everything in AXI SRAM 512...

User statistics

User Activity

STM32H747 DMA Linked List (or Double Buffering) and ADC Interleaved

STM32H747I-DISCO Data Acquisition Chain where to start?

Re: STM32H747 DMA Linked List (or Double Buffering) and ADC Interleaved

Re: STM32H747 DMA Linked List (or Double Buffering) and ADC Interleaved

Re: Maintaining CPU data cache coherence for DMA buffers

Re: STM32H747 DMA Linked List (or Double Buffering) and ADC Interleaved

Re: STM32H747 DMA Linked List (or Double Buffering) and ADC Interleaved