2021-04-26 02:00 AM
I have downloaded the Verilog model, and testbench, but I can't make any sense out of the source.