FAQs
cancel
Turn on suggestions
Auto-suggest helps you quickly narrow down your search results by suggesting possible matches as you type.
Showing results for 
Search instead for 
Did you mean: 

STM32WBA5MMGH6TR Debug interface PCB layout

Hariom
Associate III

‎2026-01-19 3:59 AM - last edited on ‎2026-01-19 4:10 AM by

I am using STM32WBA5MMG in my design. This the development board schematic. Below image is from development board schematic.

Hariom_1-1768823941790.png

As per the constrains , SWDIO and SWCLK must be length matched. Also need to provide a shield.My questions are given below.

  1. SWDIO and SWCLK are not differential lines, why length matching is required for them.
  2. By shield did they mean routing SWDIO and SWCLK on top of a solid GND plane
Labels:
0 Kudos
3 REPLIES 3
Andrew Neil
Super User

‎2026-01-19 4:05 AM

These are not usual requirements for SWD !

A complex system that works is invariably found to have evolved from a simple system that worked.
A complex system designed from scratch never works and cannot be patched up to make it work.
0 Kudos
Hariom
Associate III

‎2026-01-19 4:06 AM - edited ‎2026-01-19 4:08 AM

May I know what you mean by GNDDetect and KEY JRCLK signal?

0 Kudos
Andrew Neil
Super User
In response to Hariom

‎2026-01-19 4:19 AM

I found a description of these in the STLINK-V3SET User Manual:

AndrewNeil_1-1768825064221.png

https://www.st.com/resource/en/user_manual/um2448-stlinkv3set-debuggerprogrammer-for-stm8-and-stm32-stmicroelectronics.pdf#page=24

 

 

A complex system that works is invariably found to have evolved from a simple system that worked.
A complex system designed from scratch never works and cannot be patched up to make it work.
Top