STM32 MPUs

We have product built around STM32MP1157C and boots up with GPT partition table. However, we would like to boot it up with DOS (MBR based) Partition table. As per the documentation - section 4.3 of https://wiki.st.com/stm32mpu/wiki/STM32MP15_ROM_code_overview, it seems GPT is not mandatory for STM32 ROM code to locate FSBL. So, accordingly, I dumped u-boot-spl.stm32-mp1som-pxl7-basic at LBA 34 (at offset 17K), but it fails to boot up.Any help in this regard is highly appreciated.Thanks,Pradeep

the microcontroller receives a total of 4 bytes of data every 50 µs via SPI.  each Two bytes form a value,  which is represented as a float with 16 bits. how can i join two bytes into a 16-bit float?float v_beta_d_star = 0.0f;float v_beta_q_star = 0.0f;float v_beta_d_star = (spi_values[0] << 8) | (spi_values[0] & 0xFF);float v_beta_d_star = (spi_values[1] << 8) | (spi_values[1] & 0xFF);

Hi,I would like to perform the secureboot on AV96 board. I have built the image with yocto openstlinux.I want to confirm the secure-boot scenario if Board Boots-up.I'm sharing some logs,please comment me whether i need to seperately perfrom steps to make AV96 board boots securely.NOTICE: Model: Arrow Electronics STM32MP157A Avenger96 board INFO: Reset reason (0x10): INFO: Reset due to a failure of VDD_CORE INFO: Using SDMMC INFO: Instance 1 INFO: Boot used partition fsbl1 NOTICE: BL2: v2.0-r1.5(debug): NOTICE: BL2: Built : 13:13:37, Oct 2 2018 INFO: BL2: Doing platform setup INFO: PMIC version = 0x10 INFO: RAM: DDR3-1066/888 bin G 2x4Gb 533MHz v1.45 INFO: Memory size = 0x40000000 (1024 MB) INFO: BL2 runs SP_MIN setup INFO: BL2: Loading image id 4 INFO: Loading image id=4 at address 0x2fff0000 INFO: Image id=4 loaded: 0x2fff0000 - 0x30000000 INFO: BL2: Loading image id 5 INFO: Loading image id=5 at address 0xc0100000 INFO: STM32 Image size : 807362 WARNING: Skip signature check (header

STM32MP157A-DK1보드�? �?�미지 다운로딩 중 오류가 �?�?니다.​https://wiki.st.com/stm32mpu/index.php/STM32MP15_Discovery_kits_-_Starter_Package여기 �?료를 참고로 진행하다 오류가 �?겨 진행�?� 못하는 �?태입니다.보드를 구입 후 받았�?� 때 SD카드(기존�? ST�?서 제공해 주는 리눅스가 깔려 있�?� SD 카드)�? 다운로딩�?� 진행했습니다.​현재 Host PC는 VirtualBox-Ubuntu​20.04.1로 리눅스 환경 구축했으며 그 외�?는 참고 사�?�트 그대로 진행했습니다.​답변 부�?드립니다.​

​I created a very simple module and placed it in /lib/modules/4.19.94/kernel/drivers.And do depmod -ae.​And I confirmed that probe is possible with modprobe <driver name>.I expected this driver to load automatically after a reboot, but it didn't.This driver and device tree have the same compatible node.This can be confirmed by the fact that the port declared in devicetree is being operated correctly by modprobe.Could you tell me what is likely to be wrong?​My device tree   foo_peripheral_pins: foo_peripheral-0 {      pins1 {         pinmux = <STM32_PINMUX('F', 2, GPIO)>;         output-high;      };   };   foo_peripheral {      compatible = "factory,fooperipheral";      status = "okay";      pi

Please refer to the release note for more information: STM32MP15 distribution for Android release note - v2.0.0

..

Hii,I am using stm32MP157C-DK2 with the default kernel.I am trying to integrate LAN9512 with stm32MP157C-DK2 I need a step to integrate the driver to stm32MP157-DK2 with LAN9512 

i ask if possible to install linux on my board stm32h745i-disco , if yes .... is there link or material to explain steps ?

I'm having trouble setting up a hdmi monitor with a usb touchscreen on the stm32mp157. In the command lsusb it appears, but I can't link it with X11. What is the correct process for configuring the USB touchscreen on this board? I managed to make it work on a raspberry pi4.

I am working on the STM32MP157A. Setting PLL in the STM32CubeIDE does not work as expected. 24 MHz HSE DIVM4 = /5 DIVN4 = X84 DIVQ4 = /5 should = 80,460,000 . The MX program says 80,960,039. I do not understand. If the MX program is right, then what is the equation? I am trying to find the right combination to exactly get 460800 baud to work. The numbers I used should have worked.

Hi Team,Please help on DMA driver part of STM32MP157 DK eval board and also the base address for DMA .RegardsSS

Hi ST.I set the clock in the dts file as below.&rcc { st,hsi-cal; st,csi-cal; st,cal-sec = <60>; st,clksrc = < CLK_MPU_PLL1P CLK_AXI_PLL2P CLK_MCU_PLL3P CLK_PLL12_HSE CLK_PLL3_HSE CLK_PLL4_HSE CLK_RTC_LSE CLK_MCO1_DISABLED CLK_MCO2_DISABLED >; st,clkdiv = < 1 /*MPU*/ 0 /*AXI*/ 0 /*MCU*/ 1 /*APB1*/ 1 /*APB2*/ 1 /*APB3*/ 1 /*APB4*/ 2 /*APB5*/ 23 /*RTC*/ 0 /*MCO1*/ 0 /*MCO2*/ >; st,pkcs = < CLK_CKPER_HSI CLK_QSPI_ACLK CLK_ETH_DISABLED CLK_SDMMC12_PLL4P CLK_STGEN_HSE CLK_USBPHY_HSE CLK_SPI2S1_CKPER CLK_SPI2S23_PLL3Q CLK_SPI45_PLL4Q CLK_SPI6_DISABLED CLK_I2C46_HSI CLK_SDMMC3_DISABLED CLK_USBO_USBPHY CLK_ADC_PLL4R CLK_CEC_DISABLED CLK_I2C12_HSI CLK_I2C35_DISABLED CLK_UART1_HSI CLK_UART24_HSI CLK_UART35_HSI CLK_UART6_HSI CLK_UART78_HSI CLK_SPDIF_DISABLED CLK_SAI1_DISABLED CLK_SAI2_DISABLED CLK_SAI3_DISABLED CLK_SAI4_DISABLED CLK_RNG1_LSI CLK_RNG2_LSI CLK_LPTIM1_PCLK1 CLK_LPTIM23_PCLK3 CLK_LPTIM45_LSE >; /* VCO = 1066.0 MHz => P = 266 (AXI), Q = 533 (GPU), R = 53

Join our 1-hour webinar to learn how System-in-Packages (SiPs) and System-on-Modules (SoMs) can optimize your MPU-based design and boost time to market!Register Now !

Hello, I am working on the stm32mp157-dk1. I would like to create a 32bits parallel bus on cortex A7, at a frequency greater than 20Mhz but when I do a test on a pin I get a max frequency of 120khz, which is too low. I think this is the wrong program.Can anyone help meHere is my code // SPDX-License-Identifier: GPL-2.0-only/* * gpio-hammer - example swiss army knife to shake GPIO lines on a system * * Copyright (C) 2016 Linus Walleij * * Usage: *           gpio-hammer -n <device-name> -o <offset1> -o <offset2> */#include <unistd.h>#include <stdlib.h>#include <stdbool.h>#include <stdio.h>#include <dirent.h>#include <errno.h>#include <string.h>#include <poll.h>#include <fcntl.h>#include <getopt.h>#include <sys/ioctl.h>#include <linux/gpio.h>#include "gpio-utils.h"int hammer_device(const char *device_name, unsig

Hi,iam a bit confused aboute the remoteproc framework and if my understanding of it is correct.In my view, the remoteproc framework can start the m3 firmware with having its elf-file in a dedicated place of the filesystem. The remoteproc also parses the resource table of the m3 and allocates the memory which is specified for the vrings etc, that a communication can be established in a shared memory. But i have few problems with understanding the stop and shutdown commando from remoteproc. Are those commands just associated with the stm32_rproc driver. What happens with the m3 when i call the remoteproc stop and shutdown. Does the stm32_rpoc driver just shutdown the clocks and voltages for the m3. And how it can resume them without loading the elf file again? Does it just trigger an wake-up source if i wanna have th m3 active via the command start again and it resumes the code in the elf file?

I'm trying to use PA10 to drive a simple LED (custom board), but the I/O doesn't switch at all.PA10 is not used in any of the device trees. gpioinfo gpiochip0reports the I/O as "unused" and "output", but switching the I/O with gpioset gpiochip0 10=1doesn't work. The voltage on the pin stays at 1.7V.PA10 can also function as OTG_FS_ID or OTG_HS_ID, so maybe this causes problems? I do not use USB in my kernel device tree.

Hy wanted to make a kernel Module and i wanted to know whats the best way to acces the uart from Kernel Space.So far i enabled the UART in the device try and now i am able to send data. But now i know since the uart us in userspace i cant access it fom the kernel space. My questen is what is a common solution for this problem. An example code would also be helpfull.

Hi everybody,I have generated an STM32 project via the STM32CubeIDE and modified the large example buffer (the firmware logic analyzer part), trying to substitute to the timer generated DMA transfer a second stream from SRAM to SRAM.In the next future I would like to attach a memory to the FMC bus (M4 side) and use DMA to transfer from that memory into the SRAM, and from the SRAM into the DDR. In the meantime I would like to simulate that using an SRAM to SRAM transfer.I try to run the attached code (main.c), but the first DMA transfer from SRAM to SRAM when I start the request in function StateMachine() through an 'S' command (HAL_DMA_Start_IT()) seems to hang. I see the "before" log at line 302, but not the "after" at line 315.I cannot manage to attach to the M4 core when running using the integrated debugger, and the STM32CubeProgrammer says that reading registers is not supported yet for STM32MP1. I had some years ago experience with another STM32 microcontroller, so I guess I am

Hello ST Community,I am starting to work with the STM32MP157C-EV1 board and working through the example https://wiki.st.com/stm32mpu/wiki/Getting_started/STM32MP1_boards/STM32MP157x-EV1/Let%27s_start/Populate_the_target_and_boot_the_image.While flashing with STMCubeProgrammer (v 2.6.0) the "FlashLayout_sdcard_stm32mp157c-ev1-trusted.tsv" to the SD Card (SanDisk 16Gb), I get an error "TSV Flashing servie failed", "Download partition 0x21 failed". On another try, it failed later during partition 0x23.I set the "Binaries path" to "*/Starter-Package/stm32mp1-openstlinux-5-4-dunfell-mp1-20-11-12/images/stm32mp1" in the STM32CubeProgrammer GUI. The OS is ubuntu 18.04 in a VM on Windows 10. The board is powered on, and the USB is connected via USB OTG.I had a look at https://community.st.com/s/question/0D70X0000075Bxi/detail?s1oid=00Db0000000YtG6&t=1611906706916&s1nid=0DB0X000000DYbd&emkind=chatterCommentNotification&s1uid=0050X000007RRzf&emtm=1562243726800&fromEm

I have a question about the Starter Package.When I start STM32MP157x-EV1 (+en.FLASH-stm32mp1-openstlinux-5-4-dunfell-mp1-20-11-12), I get the following logroot@stm32mp1:~# dmesg | grep ether[   1.642061] stm32-dwmac 5800a000.ethernet: PTP uses main clock[   1.646451] stm32-dwmac 5800a000.ethernet: no reset control found[   1.652761] stm32-dwmac 5800a000.ethernet: No phy clock provided...[   1.659898] stm32-dwmac 5800a000.ethernet: User ID: 0x40, Synopsys ID: 0x42[   1.665789] stm32-dwmac 5800a000.ethernet:  DWMAC4/5[   1.670828] stm32-dwmac 5800a000.ethernet: DMA HW capability register suppord[   1.678090] stm32-dwmac 5800a000.ethernet: RX Checksum Offload Engine suppord[   1.685379] stm32-dwmac 5800a000.ethernet: TX Checksum insertion supported  [   1.692284] stm32-dwmac 5800a000.ethernet: Wake-Up On Lan supported   &

We have an virtual uart FreeRTOS application running on CM4, it captures SPI data and sends to A7 through virtual uart. Sometimes, the FreeRTOS application freezed, A7 can not read the data through /dev/ttyRPMSG0 again, at the same thime, Linux 5.4.31 running on A7 corrupted. the following is the log of Linux kernel. [ 491.026690] rcu: INFO: rcu_preempt self-detected stall on CPU [ 491.026718] rcu: 0-....: (2099 ticks this GP) idle=592/1/0x40000004 softirq=15656/15656 fqs=1049 [ 491.026727] (t=2100 jiffies g=19741 q=7229) [ 491.026736] NMI backtrace for cpu 0 [ 491.026749] CPU: 0 PID: 155 Comm: kworker/0:4 Tainted: G E 5.4.31 #1 [ 491.026754] Hardware name: STM32 (Device Tree Support) [ 491.026779] Workqueue: mlahb:m4@10000000 stm32_rproc_mb_vq_work [ 491.026814] [<c01124dc>] (unwind_backtrace) from [<c010d784>] (show_stack+0x10/0x14) [ 491.026837] [<c010d784>] (show_stack) from [<c0beacf4>] (dump_stack+0xb0/0xc4) [ 491.026860] [<c0beacf4>] (dump_stack) f

I'm trying to build the large buffer exchange example but have been unsuccessful so far. I have the distribution installed and have no problem building the default package but when I try to build with the logic analyzer I get repo failures and compile failures. I have 5.4 dunfell distribution installed with dunfell logic analyzer app downloaded, on a machine with ubuntu 20.04. I followed all the steps in the PC Prereqs page to setup the different tools needed to download and compile the distribution. When I try to compile I always get the following error:NOTE: Executing Tasks WARNING: openocd-stm32mp-native-0.10.0-release.AUTOINC+b5d2b1224f-r0 do_fetch: Failed to fetch URL git://repo.or.cz/git2cl.git;;destsuffix=git/tools/git2cl;name=git2cl, attempting MIRRORS if available WARNING: openocd-stm32mp-native-0.10.0-release.AUTOINC+b5d2b1224f-r0 do_fetch: Failed to fetch URL git://repo.or.cz/jimtcl.git;destsuffix=git/jimtcl;name=jimtcl, attempting MIRRORS if available WARNING: openocd-stm32

..

Hi STM32MPU's fan ! Join this webinar to learn more about the Device Tree from A to Z, and move forward your next embedded Linux project!https://www.st.com/content/st_com/en/about/events/events.html/st-bootlin-linux-device-tree-101.html