Using STM32WLE5CCU6 as the main control chip, after switching to CLASSC mode, when the master station sends data, the nodes cannot receive it in time. Only when the receiving window is opened during the upload process can they receive the data. After using an oscilloscope, it was found that the nodes were already in the receiving state. I wonder how to solve this problem.
